ABSTRACT An improved analytical model for flicker noise (1/f noise) in MOSFETs is presented. Current models do not capture the effect of high-trap density in the halo regions of the devices, which leads to significantly different bias dependence of flicker noise across device geometry. The proposed model is the first compact model implementation capturing such effect and show distinct improvements over other existing noise models. The model is compatible with BSIM6, the latest industry standard model for bulk MOSFET, and is validated with measurements from 45-nm low-power CMOS technology node.
I. INTRODUCTION
For low power technologies driven by challenging targets for off-state leakage current without compromising performance, strong halo implants are necessary for suppressing parasitic 2-D electrostatics for the minimum length device. However, such strong halo implants have been found to be detrimental to analog performance [1] , [2] including 1/f noise [3] , [4] in particular for long channel devices [5] . The degradation of 1/f noise has been attributed to extra trap states generated due to implantation process [3] , and/or threshold voltage variation along the channel [4] . Due to this reason noise behavior in strong pocket devices are significantly different than in uniformly doped devices. Existing compact models that can successfully capture noise behavior in uniformly doped devices are no longer valid. Fig. 1 shows the measured median (of 21 different sites in wafer) drain current flicker noise power spectral density (PSD) normalized to channel width for long and short channel devices for 45nm low power CMOS technology node [6] . Note that contrary to uniform channel doped noise, the strong pocket devices show no impact of channel length scaling for 1/f noise in the subthreshold or near-threshold-voltage region. This is a key factor that needs to be understood as analog designs are targeting low power regions of operation. As the drain current is increased by increasing the gate-voltage, the long channel device further show anomalous bias dependence through a sudden decrease in slope. The short channel device does not show this characteristic. Such behavior cannot be captured by existing noise models based on uniformly doped channel devices [7] (see Fig. 1 ). Although a noise model specific to halo devices was earlier proposed by Wu et al. [4] based on a non-uniform threshold voltage distribution using the unified noise model, it adds the noise contributions from the different regions with equal proportions. Such formulation might lead, in certain cases, to excess contribution of noise from pocket part in strong inversion, or excess contribution from channel part for lower bias. Also that model does not consider the impact of higher trap densities (in halo regions) on noise typical to pocket implant process, and is valid only in strong inversion. In this work, we will discuss the physical mechanisms behind the bias dependence for halo implanted devices and present an analytical model, valid from weak inversion (WI) to strong inversion (SI), that can capture the behavior across length considering the impact of both non-uniform threshold voltage and increased trap density. The model is compatible with BSIM6 MOS model, which is the latest industry standard compact model of bulk MOSFET [8] - [10] .
II. ANALYTICAL FLICKER NOISE MODEL

A. MODEL FORMULATION
Starting with the earlier Langevin method for flicker noise modeling, there exist other approaches like equivalent circuit method, impedance field method, Klaassen Prins (KP) approach, etc. [11] - [13] . The presented formulation is based on small signal approach, which is similar to the impedance field method. The halo doped transistor can be represented as in Fig. 2 , where the total length L is segmented into two parts: a region of higher doping of length L h with equivalent resistance R h , noise PSD S ID,h and another low doped region of length L-L h with resistance R ch and noise PSD S ID,ch . In a very crude form (neglecting transistor transconductance), overall drain current noise PSD (S ID ) can be expressed as [14] ,
We have demonstrated earlier that (1) can be implemented by simple two transistor subcircuit model where resistances of channel and halo regions are calculated by SPICE [14] . However, such an implementation cannot be used for a practical industry standard compact model formulation since it degrades the simulation speed as well as complicates model parameter extraction procedure. Here we will present a complete analytical model that can successfully reproduce the series transistor noise behavior without above limitations. Firstly, the I-V parameters of the family of devices under test are extracted. For the noise modeling, it is now assumed that the transistor is composed of two transistors, channel transistor of length L-L h and halo transistor of length L h connected in series and carries same current (I DS ) as in single transistor configuration. The individual contribution of the halo and channel transistors to overall noise is obtained using small signal analysis and principle of superposition.
From Fig. 3(a) , the drain current noise PSD due to halo transistor is obtained by assuming channel transistor to be noiseless. Using small signal analysis,
where g m,ch , g d,ch are the transconductance and output conductance of channel transistor and g d,h is the transconductance of the halo transistor. Similarly from Fig. 3(b) , 356 VOLUME 3, NO. 4, JULY 2015 the noise PSD due to the channel transistor is expressed as
Total drain current noise PSD becomes,
We refer to the multiplying factors to S ID,h and S ID,ch in (7) as contribution factors (CF). From [15] ,
where n q , μ, C ox , and V t are the slope factor, effective mobility, oxide capacitance per unit area and thermal voltage respectively. (15) where i h and i ch are the normalized drain current of halo and channel transistor respectively. Since I DS is known from DC modeling, the above equations are solved for,
B. NOISE SOURCE
The source of flicker noise in MOSFETs is attributed to mobility fluctuation and/or carrier number fluctuation [17] - [19] . There exist popular models which unifies the two approaches [7] , [20] , [21] . Here we have used the unified model presented in [20] (which has been widely used in industry standard bulk MOSFET models [22]- [24] ) for halo and channel transistors separately, where S ID is expressed as
where apparent trap density N *
t,ch(h) (E F n ) = A ch(h) + B ch(h) N ch(h) + C ch(h) N 2 ch(h) , A, B, C are the noise parameters, γ is the tunneling parameter, k is the Boltzmann constant and T is the temperature. It is important to note that S ID,h
and S ID,ch are in explicit form since (18) and (19) [25] . Also note that S ID in the halo region might be locally higher than in the channel region due to increased trap density which is captured by the noise parameters of the halo transistor. Hence formulation of S ID is based on the local trap density, inversion charge densities specific to the region that generates the noise as well as the length of the region. Using (18) and substituting (16) , (17), q s,h , q d,ch in (7) gives the overall PSD.
III. RESULTS AND DISCUSSION
The model is validated with the measurements at 45nm CMOS technology. Validation is carried for both long and short channel device at V DS = 0.55V. Fig. 1 shows the model data overlay for long and short channel transistors. Unlike for the short channel case, long channel device shows significant bias dependency, and the model is able to accurately reproduce the experimental characteristics both for the long and short channel devices. For the better understanding, long channel noise PSD along with the halo and channel transistor PSD is shown in Fig. 4 . Although the devices have halo doping at source and drain ends, we found that two transistor sub-circuit implementation is sufficient to capture the bias and channel length dependencies for noise modeling and simpler for parameter extraction than a three transistor implementation. Due to higher doping in halo MOSFET, it has higher threshold voltage than the channel counterpart which leads to significantly lower inversion charge density especially at low gate voltages. For a given current, S ID is inversely proportional to the square of inversion charge density, and therefore halo transistor will have much higher S ID compared to the channel transistor. Furthermore, in WI 
Since the contributed noise is the product of CF and S ID , overall noise is dominated by halo transistor noise in WI. From (8) it follows that,
While the CF for the halo transistor falls rapidly, the CF for the channel transistor rises sharply as the region of operation moves from WI to SI as shown in Fig. 5, and as a result, 358 VOLUME 3, NO. 4, JULY 2015 the channel transistor noise becomes the dominant component of the noise in SI. The model presented in [4] adds the individual contributions with equal weights, and therefore cannot model the complex noise characteristics. Fig. 1 also shows the S ID vs drain current for short channel device. It is interesting to observe that short channel device does not shows the bias dependency like the long channel device. This can be explained by the fact that the length of halo transistor is comparable with the length of channel transistor for short channel device, making the transition smoother from halo dominated region to channel dominated region. For the sake of completeness, the model behavior with different drain voltage is also studied. Fig. 6 shows the drain current noise PSD vs drain current for two gate voltages, V GS = 1V in Fig. 6(a) and V GS = 0.25V in Fig. 6(b) , and varying drain voltage. For the entire drain bias range (0.1V to 1.0V), total noise is mainly due to the channel transistor noise in Fig. 6(a) . This could be understood as follows: high gate voltage strongly inverts both channel and halo regions, however channel region offers higher resistance due to its larger length (as compared to halo region length) leading to CF ch >> CF h and hence S ID,ch >> S ID,h from (8) . Similarly for the low gate voltages, total noise is dominated by the noise of the halo region as seen in Fig. 6(b) , since resistance of the halo region is much higher than the resistance of the channel region due to its high threshold voltage.
IV. CONCLUSION
An analytical model of flicker noise for halo implanted MOSFET is presented. The impact of halo regions associated with the device on flicker noise is modeled using a separate MOSFET connected in series with the channel transistor. The model is a significant improvement over existing models in capturing bias and channel length dependencies of noise in devices employing strong halo technology. The model is amenable to be integrated with BSIM6 and provides an excellent solution to model the 1/f noise for the low power CMOS technology with high quality analog capability. 
